In this pipelined design, an instruction is executed every single clock cycle which triples the throughput.

在这种流水线设计中，每个时钟周期都执行一条指令，从而使吞吐量增加了三倍。